

<b>Module Code</b>	<b>EE5M01/EEU44C01</b>
<b>Module Name</b>	Integrated Systems Design
<b>ECTS Weighting<sup>1</sup></b>	5 ECTS
<b>Semester taught</b>	Semester 1
<b>Module Coordinator/s</b>	Shreejith Shanker
<b><u>Module Learning Outcomes</u> with reference to the <u>Graduate Attributes</u> and how they are developed in discipline</b>	<p>On successful completion of this module, students should be able to:</p> <ol style="list-style-type: none"> <li>1. Build a synchronous DSP system in Verilog and verify its performance.</li> <li>2. Build and test complex FSMs in Verilog.</li> <li>3. Automate testbenches for automatic pass/fail.</li> <li>4. Analyse finite precision effects in digital filters.</li> <li>5. Make design decisions for fixed point implementations given constraints.</li> <li>6. Analyse memory usage/requirements for FPGA realisations.</li> <li>7. Target sequential designs to FPGA hardware.</li> </ol> <p><b>Graduate Attributes: levels of attainment</b></p> <p>To act responsibly - Attained</p> <p>To think independently - Attained</p> <p>To develop continuously - Attained</p> <p>To communicate effectively - Enhanced</p>
<b>Module Content</b>	<ul style="list-style-type: none"> <li>• Finite state machines with data path.</li> <li>• Verilog HDL language.</li> <li>• Automation of test benches and design of golden vectors.</li> <li>• Finite precision effects and choice of bit-width in fixed-point applications.</li> <li>• Translating DSP systems designed in MATLAB onto an FPGA.</li> <li>• Memory on FPGAs.</li> <li>• Hardware-Software Interface and Programmable Accelerators</li> <li>• High-level Synthesis overview</li> <li>• Realisation of the above concepts in hardware designs.</li> </ul>

---

<sup>1</sup> [TEP Glossary](#)

<b>Teaching and Learning Methods</b>	This is a highly practical module. There will be two “classic” style lectures as well as a two-hour practical session each week which will be a lecture/laboratory slot. The FPGA board used to support the practical sessions is the PYNQ-Z2 board. The practical sessions will require the students to complete <b>3 or 4</b> assignments outside class hours (average 4 hours extra per week), spreading the load through the year. It is critical that the student keeps up with the practical work during the semester.				
<b>Assessment Details<sup>2</sup></b> <b>Please include the following:</b> <ul style="list-style-type: none"> <li>• <b>Assessment Component</b></li> <li>• <b>Assessment description</b></li> <li>• <b>Learning Outcome(s) addressed</b></li> <li>• <b>% of total</b></li> <li>• <b>Assessment due date</b></li> </ul>	Assessment Component	Assessment Description	LO Addressed	% of total	Week due
	Written Exam	End of year exams	2,4,5,6	70	End of Year
	Lab & Design exercises	FPGA design lab	1,2,7	30	Announced in lab
<b>Reassessment Requirements</b>	100% Based on Exam				
<b>Contact Hours and Indicative Student Workload<sup>2</sup></b>	<b>Contact hours:</b> 44 (22 hour lectures, 22 hour labs)				
	<b>Independent Study (preparation for course and review of materials):</b> 2 hour / week for lecture review/self study [24]				
	<b>Independent Study (preparation for assessment, incl. completion of assessment):</b> 2 hours lab prep (formative) [44]				

<sup>2</sup> [TEP Guidelines on Workload and Assessment](#)

<b>Recommended Reading List</b>	<ul style="list-style-type: none"> <li>• Verilog HDL, 2nd edition, Palnitkar (reference only).</li> <li>• FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version, Pong P Chu, Wiley.</li> <li>• Exploring Zynq MPSoC with PYNQ and Machine Learning Applications, L. Crockett, D. Northcote, C. Ramsay, F. Robinson, B. Stewart, University of Strathclyde.</li> </ul>
<b>Module Pre-requisite</b>	EE3C7 or equivalent
<b>Module Co-requisite</b>	
<b>Module Website</b>	On Blackboard
<b>Are other Schools/Departments involved in the delivery of this module? If yes, please provide details.</b>	
<b>Module Approval Date</b>	
<b>Approved by</b>	Prof. Naomi Harte
<b>Academic Start Year</b>	September 2025
<b>Academic Year of Date</b>	2025/26