

## Module Template for New and Revised Modules<sup>1</sup>

<b>Module Code</b>	<b>EEU44C01</b>
<b>Module Name</b>	4C1 Integrated Systems Design
<b>ECTS Weighting<sup>2</sup></b>	5 ECTS
<b>Semester taught</b>	Semester 1
<b>Module Coordinator/s</b>	Shreejith Shanker, George Duffy
<b><u>Module Learning Outcomes</u> with reference to the <u>Graduate Attributes</u> and how they are developed in discipline</b>	<p>On successful completion of this module, students should be able to:</p> <ol style="list-style-type: none"><li>1. Build a synchronous DSP system in Verilog and verify its performance.</li><li>2. Build and test complex FSMs in Verilog.</li><li>3. Automate testbenches for automatic pass/fail.</li><li>4. Analyse finite precision effects in digital filters.</li><li>5. Make design decisions for fixed point implementations given constraints.</li><li>6. Analyse memory usage/requirements for FPGA realisations.</li><li>7. Target sequential designs to FPGA hardware.</li></ol> <p><b>Graduate Attributes: levels of attainment</b></p> <p>To act responsibly - Attained</p> <p>To think independently - Attained</p> <p>To develop continuously - Attained</p> <p>To communicate effectively - <b>Enhanced</b></p>
<b>Module Content</b>	<p>Please provide a brief overview of the module of no more than 350 words written so that someone outside of your discipline will understand it.</p> <ul style="list-style-type: none"><li>• Finite state machines with data path.</li><li>• Verilog HDL language.</li><li>• Automation of test benches and design of golden vectors.</li><li>• Code coverage.</li><li>• Finite precision effects and choice of bit-width in fixed-point applications.</li><li>• Translating DSP systems designed in MATLAB onto an FPGA.</li><li>• Memory on FPGAs.</li><li>• Working with FPGA board peripherals.</li><li>• Realisation of the above concepts in hardware designs.</li></ul>

<sup>1</sup> [An Introduction to Module Design](#) from AISHE provides a great deal of information on designing and re-designing modules.

<sup>2</sup> [TEP Glossary](#)

**Teaching and Learning Methods**

This is a highly practical module. There will be two “classic” style lectures as well as a two-hour practical session each week which will be a lecture/laboratory slot. The FPGA board used to support the practical sessions is the PYNQ-Z2 board. The practical sessions will require the students to complete **3 or 4** assignments outside class hours (average 4 hours extra per week), spreading the load through the year. It is critical that the student keeps up with the practical work during the semester.

**Assessment Details<sup>3</sup>**

Please include the following:

- **Assessment Component**
- **Assessment description**
- **Learning Outcome(s) addressed**
- **% of total**
- **Assessment due date**

Assessment Component	Assessment Description	LO Addressed	% of total	Week due
Written Exam	End of year exams	2,4,5,6	70	
Lab & Design exercises	FPGA design lab	1,2,7	30	Announced in lab

**Reassessment Requirements**

100% Based on Exam

**Contact Hours and Indicative Student Workload<sup>3</sup>****Contact hours:**

44 (22 hour lectures, 22 hour labs)

**Independent Study (preparation for course and review of materials):**

2 hour / week for lecture review/self study [24]

**Independent Study (preparation for assessment, incl. completion of assessment):**

2 hours lab prep (formative) [44]

<sup>3</sup> [TEP Guidelines on Workload and Assessment](#)

<b>Recommended Reading List</b>	<ul style="list-style-type: none"> <li>· Verilog HDL, 2nd edition, Palnitkar (reference only).</li> <li>· FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version, Pong P Chu, Wiley.</li> <li>· Exploring Zynq MPSoC with PYNQ and Machine Learning Applications, L. Crockett, D. Northcote, C. Ramsay, F. Robinson, B. Stewart, University of Strathclyde.</li> </ul>
<b>Module Pre-requisite</b>	EE3C7 or equivalent
<b>Module Co-requisite</b>	
<b>Module Website</b>	On Blackboard
<b>Are other Schools/Departments involved in the delivery of this module? If yes, please provide details.</b>	
<b>Module Approval Date</b>	
<b>Approved by</b>	
<b>Academic Start Year</b>	12 September 2022
<b>Academic Year of Date</b>	2022/2023