<table>
<thead>
<tr>
<th>DAY</th>
<th>SEMESTER</th>
<th>0900 - 1000</th>
<th>1000 - 1100</th>
<th>1100 - 1200</th>
<th>1200 - 1300</th>
<th>1300 - 1400</th>
<th>1400 - 1500</th>
<th>1500 - 1600</th>
<th>1600 - 1700</th>
<th>1700 - 1800</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Second semester</td>
<td>3C7 [M21]</td>
<td>3C9 laboratory sessions [UG LAB]</td>
<td>3D2 [LB04]</td>
<td>3D3 [LB01]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Second semester</td>
<td>3C7 [LB08]</td>
<td>3D5B tutorial [LB1.07]</td>
<td>3D4 [LB01]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WEDNESDAY</td>
<td>First semester</td>
<td>3E1 tutorial [CEDR and DO]</td>
<td>3E3 [2043]</td>
<td>3D5A [LB01]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Second semester</td>
<td>3C5 [HAM2]</td>
<td>3D2 [LB08]</td>
<td>3D3 [LB04]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FRIDAY</td>
<td>First semester</td>
<td>3E1 [2043]</td>
<td>3C2 [M17]</td>
<td>3C1 [2039]</td>
<td>3E3 [2039]</td>
<td>3D5A laboratory sessions [LG12]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Second semester</td>
<td>3C3 [CLT]</td>
<td>3D3 [LB08]</td>
<td>3D2 [LB04]</td>
<td>3C5 [3074]</td>
<td>3D5B laboratory sessions [LG12]</td>
<td>3C8 laboratory sessions [CADLAB, UG LAB]</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## Module codes:

- **3E1** = MA3E1  Engineering Mathematics V [5 credits]
- **3E3** = EEU33E03  Probability and Statistics [5 credits]
- **3E4** = CEU33E04  Innovation and Entrepreneurship for Engineers [5 credits]
- **3C1** = EEU33C01  Signals and Systems [5 credits]
- **3C2** = EEU33C02  Digital Circuits [5 credits]
- **3C3** = EEU33C03  Analogue Circuits [5 credits]
- **3C5** = EEU33C05  Telecommunications [5 credits]
- **3C7** = EEU33C07  Digital Systems Design [5 credits]
- **3C8** = EEU33C08  Digital Circuits Design* [5 credits]
- **3C9** = EEU33C09  Analogue Circuits Design* [5 credits]
- **3D1** = CSU33D01  Microprocessor Systems (Sem 1) [5 credits]
- **3D2** = CSU23021  Microprocessor Systems (Sem 2) [5 credits]
- **3D3** = CSU33D03  Computer Networks [5 credits]
- **3D4** = CSU23016  Concurrent Systems and Operating Systems [5 credits]
- **3D5A** = CSU33D05  Data Structures [5 credits]
- **3D5B** = CSU33D06  Software Design Analysis* [5 credits]

## Venues:

- **2039** = JM Synge Lecture Theatre, Arts Building
- **2043** = Thomas Davis Theatre, Arts Building
- **3074** = SL Lecture Room, Arts Building
- **AP2.03** = Room 2.03, Second Floor, Aras an Phiarsaigh
- **CADLAB** = Room 2.28, Second Flor, Aras an Phiarsaigh
- **CEDR** = Civil Engineering Demo. Room, Simon Perry Building
- **CHSCLT** = Science Lecture Theatre, Chemistry Building
- **CLT** = Crossland Theatre, Parsons Building
- **DO** = Drawing Office, Top Floor, Museum Building
- **HAM1** = Salmon Lecture Theatre, Hamilton Building
- **HAM2** = Syng Lecture Theatre, Hamilton Building
- **HAM3** = MacNeill Theatre, Hamilton Building
- **HAM4** = Joly Theatre, Hamilton Building
- **HAM5** = Maxwell Theatre, Hamilton Building
- **LB01** = Lecture Theatre 01, Lower Basement, Lloyd Institute
- **LB04** = Lecture Theatre 04, Lower Basement, Lloyd Institute
- **LB08** = Lecture Theatre 08, Lower Basement, Lloyd Institute
- **LB1.07** = Room 1.07, First Floor, Lloyd Institute
- **LG12/35/36** = PC Room 12/35/36, Lower Ground Floor, O'Reilly Institute
- **M17** = Museum 17, First Floor, Museum Building
- **M20** = Museum 20, First Floor, Museum Building
- **M21** = Museum 21, First Floor, Museum Building
- **M20** = Museum 20, First Floor, Museum Building
- **RH** = Regent House, Top Floor, Front Gate
- **UG LAB** = Room 2.15, Second Flor, Aras an Phiarsaigh

## Draft examination dates (to be confirmed):

### Semester 1 examinations:

- Monday, 9th December, 2019 to Friday, 13th December, 2019*
- (Contingency Days: December 16, 17, 2019 (Monday, Tuesday)

### Semester 2 examinations:

- Monday, 27th April, 2020 to Saturday, 2nd May, 2020**
- (Contingency Days: April 23, 24, 25, 2020)

### Supplemental examinations:

- August 31, September 1, 2, 3, 4, 2020 (Monday - Friday)***
- (Contingency Days: August 24, 25, 26, 27 and 28, 2020)

## Electronic Engineering Modules

- **3E1**; **3E3**; **3E4**; **3C1**; **3C2**; **3C3**; **3C5**; **3C7**; **3C8**; **3C9**; **3D1** and **3D5A**

## Computer Engineering Modules

- **3E1**; **3E3**; **3E4**; **3C1**; **3C2**; **3C3**; **3D1**; **3D2**; **3D3**; **3D4**; **3D5A** and **3D5B**

## Electronic/Computer Engineering Modules

- **3E1**; **3E3**; **3E4**; **3C1**; **3C2**; **3C3**; **3C7**; **3C8**; **3D1**; **3D2**; **3D3** and **3D5A**